You are here:

A Synthesis-Oriented VHDL Course
ARTICLE

ACM Transactions on Computing Education Volume 10, Number 2, ISSN 1946-6226

Abstract

This article proposes a VHDL language course that establishes a strong correlation between the language statements and their use in circuit synthesis. Two course modules are described: a basic module that contains the essential concepts of the language, sufficient for students to describe medium complexity circuits, followed by a second module with more complex language concepts. The benefits of correlated laboratory tasks which use simulation and synthesis tools are discussed. Evaluation content, student test scores, and student feedback are presented. Suggestions for improving and modifying the course are given.

Citation

d'Amore, R. (2010). A Synthesis-Oriented VHDL Course. ACM Transactions on Computing Education, 10(2),. Retrieved April 3, 2020 from .

This record was imported from ERIC on April 19, 2013. [Original Record]

ERIC is sponsored by the Institute of Education Sciences (IES) of the U.S. Department of Education.

Copyright for this record is held by the content creator. For more details see ERIC's copyright policy.

Keywords